
Lattice med nye udviklings- og referenceplatforme
Lattice lancerer CPLD-udviklingskit til opbygning af kontrolapplikationer samt 12 nye referencedesigns (in english).
Lattice Semiconductor has announced the immediate availability of the new MachXO Control Development Kit as well as 12 new reference designs, ideal for prototyping system control functions such as temperature and current monitoring, power supply sequencing, fan control and fault logging, that are commonly found in telecom infrastructure, server, industrial and medical applications.
The new kit offers designers of CPLDs and low-density FPGAs a comprehensive suite of board management and system control resources to enable the development of system control designs.
Designed for general purpose I/O expansion, interface bridging and power-up management functions, the instant-on, easy-to-use MachXO programmable logic device (PLD) family offers customers an 'All-in-One-PLD' by providing distributed and embedded memory, built-in PLLs, high performance LVDS I/O, remote field upgrade (Lattice’s TransFR technology) and a low power sleep mode, all in a single device.
- We use MachXO PLDs in our digital video recorder platform as they provide us with design flexibility and time-to-market advantages over other competitive ASIC and ASSP solutions. The MachXO Control Development Kit and new reference designs will enable us to test a wide range of control-based functions in our designs and accelerate our time-to-market, says Henry Zhang, chief technology officer at Zhejiang Dahua Technology.
- Designers need a comprehensive set of development tools to implement their system control designs quickly and efficiently, says Gordon Hands, Director of Marketing for Low Density and Mixed Signal Solutions.
- The new MachXO Control Development Kit and associated suite of reference designs provides designers with a complete and flexible platform that addresses board management functions typically implemented in system control applications.
The MachXO Control Development Kit
The MachXO Control Development Kit features the MachXO LCMXO2280 device, 2Mb SPI Flash and 1Mb SRAM memory, a current and temperature sensor, a Power Manager II ispPAC-POWR1014A device, an expansion header for I2C, SPI, SD and compact Flash interfaces, several LEDs and user switches.
Using the preloaded system-on-chip (SoC) design provided with the development kit, designers can now test within minutes typical board control functions including fan speed control based on temperature monitoring, LCD control, comprehensive power supply monitoring and reset distribution in conjunction with the Power Manager II POWR1014A and 8-bit LatticeMico8 microcontroller.
Designers can then build their own designs using the free downloadable reference design source code, implementing these features in less than an hour. Additional stand alone demos, including SD and Compact Flash memory / audio, fault logging, JTAG BSCAN and TransFR technology, can also be downloaded from the Lattice website and implemented on the control evaluation board.
The MachXO Control Development Kit includes a USB cable for device programming, AC adaptor (international plugs) and QuickSTART documentation. The associated reference designs and free ispLEVER Starter design software can be downloaded from the Lattice website, www.latticesemi.com.
Promotional pricing for the MachXO Control Development Kit is $119 and is good for kits ordered via the Lattice online store at www.latticesemi.com/store and through select authorized Lattice distributors through November 30, 2009. More information regarding the MachXO Control Development Kit is available at www.latticesemi.com/machxo-control-kit.
More information regarding the new reference designs is available at www.latticesemi.com/products/intellectualproperty/referencedesigns.
Relaterede nyheder
- • Tre nye applikations-optimerede LatticeECP3 FPGA'er
- • Lattice køber SiliconBlue Technologies
- • Processorplatform med integreret FPGA er nu i produktion
- • Altera kan nu levere 28nm Arria V FPGA'er
- • Lattice lancerer ny FPGA-familie
- • FPGA-board til OpenRISC SoC designs
- • FPGA-modul til realtime Ethernet
- • Synopsys forbedrer FPGA-baserede prototypeværktøjer
- • FPGA'er i verdens mest kraftfulde konfigurerbare computer
- • Altera med ny Quartus II 11.1 software
- • Prevas bliver Xilinx træningspartner
- • FPGA med fire dies og 6,8 milliarder transistorer
- • Lattice lancerer ny 'classic' værktøjssuite
- • Altera kombinerer FPGA og ARM processor
- • Synopsys lancerer nye generation af FPGA synteseværktøjer
Seneste nyheder
- • Cree klar med SPICE model for banebrydende SiC-baserede MOSFETs
- • Hameg instrumenter får Rohde & Schwarz logo på fronten
- • Skyworks leverer GPS/GNSS teknologi i Samsung
- • Toshiba demonstrerer MIPI-baserede displaysløsninger
- • Ny kompakt audio hub råber højt
- • Lydløs strømforsyning til medicoapplikationer
- • Renesas satser på Eclipse
- • Løsning til fuld analyse af LTE og LTE-Advanced baserede applikationer
- • Nyt 802.11b/g modul kan erstatte gamle 802.15.4 moduler
- • Rohde & Schwarz afholder EMC-seminar
- • Nye ingeniører skal skabe fremtidens sundhedssektor
- • STRONGIT åbner Aarhus-afdeling
- • Nye chips beskytter USB forbindelser
- • TDC åbner for HD Voice til privatkunder
- • Brugerinterface til Vinco udviklingsmoduler
- • COM Express Type 6 modul med low-power Intel processorer
- • Digi-Key sælger nu LeCroy's T&M portefølje
- • EBV etablerer lyslaboratorium
- • Vicor frigiver online IBC powersimulerings-værktøj
- • Farnell i globalt samarbejde med Digilent
- • RTX lancerer ny trådløs Skype telefon
- • Det skal være lettere at udvikle 'parallel' software
- • Nye ultrakompakte clock IC'er
- • OLED-baseret mikrodisplay sætter pixel-rekord
- • TI lancerer ny generation af signalkonditionerings-kredsløb