Altera lancerer RapidIO 2.1 IP løsning
Altera er nu klar med markedets første IP-kerne, der understøtter RapidIO 2.1 specifikationerne (in english).
Altera announces the immediate availability of the industry's first intellectual property (IP) core supporting the RapidIO 2.1 specification. Altera's Serial RapidIO IP core supports up to four lanes at 5.0 GBaud per lane, addressing the increased bandwidth and reliability needs of the wireless and military markets. The IP core is optimized for Stratix IV FPGAs with embedded transceivers and is supported within Quartus® II software v9.1.
The RapidIO 2.1 specification enables increased performance up to 20 GBaud in applications ranging from next-generation wireless basestations, high-performance military systems and DSP farms.
Support for the RapidIO 2.1 specification builds upon Altera's complete Serial RapidIO solution, which includes an end-point IP core that is backward compatible to the RapidIO 1.3 specification, reference designs, application notes, testbenches, and interoperability reports with leading digital signal processor and switch vendors. The Serial RapidIO IP core has been qualified against the RapidIO Trade Association's bus functional model and is supported within Altera's 40-nm Stratix IV GX and Stratix IV GT FPGAs and HardCopy IV GX ASICs.
- Serial RapidIO is a popular interface for many of our wireless and military customers who put the utmost importance on system bandwidth and reliability, says Luanne Schirrmeister, senior director of component product marketing at Altera.
- Combining the industry's first Serial RapidIO IP core supporting the 2.1 specification with Altera's industry-leading FPGA and transceiver technology solidly positions us to address our customer's most important system requirements, including performance, reliability and scalability.
The Serial RapidIO IP solution is part of Altera's MegaCore® IP library and is available now for evaluation upon download and installation of Quartus II software v9.1.
Relaterede nyheder
- • Tre nye applikations-optimerede LatticeECP3 FPGA'er
- • Lattice køber SiliconBlue Technologies
- • Processorplatform med integreret FPGA er nu i produktion
- • Altera kan nu levere 28nm Arria V FPGA'er
- • Lattice lancerer ny FPGA-familie
- • FPGA-board til OpenRISC SoC designs
- • FPGA-modul til realtime Ethernet
- • Synopsys forbedrer FPGA-baserede prototypeværktøjer
- • FPGA'er i verdens mest kraftfulde konfigurerbare computer
- • Altera med ny Quartus II 11.1 software
- • Prevas bliver Xilinx træningspartner
- • FPGA med fire dies og 6,8 milliarder transistorer
- • Lattice lancerer ny 'classic' værktøjssuite
- • Altera kombinerer FPGA og ARM processor
- • Synopsys lancerer nye generation af FPGA synteseværktøjer
Seneste nyheder
- • Cree klar med SPICE model for banebrydende SiC-baserede MOSFETs
- • Hameg instrumenter får Rohde & Schwarz logo på fronten
- • Skyworks leverer GPS/GNSS teknologi i Samsung
- • Toshiba demonstrerer MIPI-baserede displaysløsninger
- • Ny kompakt audio hub råber højt
- • Lydløs strømforsyning til medicoapplikationer
- • Renesas satser på Eclipse
- • Løsning til fuld analyse af LTE og LTE-Advanced baserede applikationer
- • Nyt 802.11b/g modul kan erstatte gamle 802.15.4 moduler
- • Rohde & Schwarz afholder EMC-seminar
- • Nye ingeniører skal skabe fremtidens sundhedssektor
- • STRONGIT åbner Aarhus-afdeling
- • Nye chips beskytter USB forbindelser
- • TDC åbner for HD Voice til privatkunder
- • Brugerinterface til Vinco udviklingsmoduler
- • COM Express Type 6 modul med low-power Intel processorer
- • Digi-Key sælger nu LeCroy's T&M portefølje
- • EBV etablerer lyslaboratorium
- • Vicor frigiver online IBC powersimulerings-værktøj
- • Farnell i globalt samarbejde med Digilent
- • RTX lancerer ny trådløs Skype telefon
- • Det skal være lettere at udvikle 'parallel' software
- • Nye ultrakompakte clock IC'er
- • OLED-baseret mikrodisplay sætter pixel-rekord
- • TI lancerer ny generation af signalkonditionerings-kredsløb