Effektiv verifikation på tværs af clockdomæner
Mentor Graphics lancerer 0-In CDC Version 3.0, der understøtter verifikation af større, mere komplekse designs (in english).
Mentor Graphics Corp. has announced the immediate availability of the 0-In CDC tool version 3.0, the industry's most complete and effective solution for clock domain crossing verification.
The patented technology in the 0-In CDC tool enables comprehensive analysis and verification of clock domains, synchronization, protocols, and reconvergence, using a combination of static formal verification and simulation in a highly-automated flow. As a result, the 0-In CDC tool enables verification of the most complex designs, with little user effort.
The 0-In CDC v3.0 tool supports SystemVerilog, Verilog, and VHDL with a wide variety of design styles and synchronization methods. In version 3.0, the 0-In CDC tool supports top-down, bottom-up, and mixed approaches for hierarchical analysis, and gives the user more control over the verification process.
The 0-In CDC v3.0 tool includes patented technology that enables verification of the effects of metastability and reconvergence during simulation. In addition, the 0-In CDC v3.0 tool exports data to Mentor’s Unified Coverage Data Base (UCDB). Together, these enhancements enable users to verify larger and more complex designs and integrate the results into a complete coverage-driven verification flow.
- Clock-domain crossing verification is an increasingly-difficult challenge in today's designs, which have large numbers of typically asynchronous clock domains. It is a complex verification problem that requires a multi-faceted solution, says John Lenyo, general manager, Design Verification Technology (DVT) division.
- The 0-In CDC tool provides such a solution by combining our best-in-class formal technology with the industry-leading Questa verification platform to attack the problem from several directions. Version 3.0 builds on extensive customer experience over the past 5 years to provide even greater flexibility and power.
Questa functional verification platform
The Questa functional verification platform combines high performance and high capacity with the most comprehensive verification capabilities in the industry. Assertion-based Verification (ABV), intelligent testbench automation, Multi-view Verification Components (MVCs), and Coverage-driven Verification (CDV) are supported natively by the Questa platform’s high-performance assertion engine; a modern, high-performance constraint solver; and extensive functional coverage features, including verification management leveraging the Unified Coverage Database (UCDB).
Verification of low power design functionality can be proven in an RTL environment with power-aware functional verification. This full set of advanced verification functionality is enabled by a flexible Open Verification Methodology (OVM) that delivers unrivaled language and feature support in any design and verification flow.
Relaterede nyheder
- • Altium leverer nye board-level komponenter fra Altera
- • Altium rykker tættere på ST
- • Første komplette AUTOSAR 4.x løsning
- • Første integrerede løsning til termisk analyse og karakterisering
- • Synopsys køber Magma
- • Succesfuldt nordisk samarbejde om system-level værktøjer
- • Web-portal med system-level modeller af SoC komponenter
- • Altium og Würth Elektronik samarbejder om nye komponentbiblioteker
- • Det skal være lettere at integrere komplekse analoge makroceller
- • Nyt designkit til 0.18µm high-voltage CMOS teknologi
- • Altium frigiver avanceret data management løsning til elektronikdesign
- • Nyt værktøj til debug af FPGA-baserede prototypeboards
- • Cadence køber Altos Design Automation
- • Nordcad udvider
- • Nordiske virksomheder modellerer på systemniveau
Seneste nyheder
- • Cree klar med SPICE model for banebrydende SiC-baserede MOSFETs
- • Hameg instrumenter får Rohde & Schwarz logo på fronten
- • Skyworks leverer GPS/GNSS teknologi i Samsung
- • Toshiba demonstrerer MIPI-baserede displaysløsninger
- • Ny kompakt audio hub råber højt
- • Lydløs strømforsyning til medicoapplikationer
- • Renesas satser på Eclipse
- • Løsning til fuld analyse af LTE og LTE-Advanced baserede applikationer
- • Nyt 802.11b/g modul kan erstatte gamle 802.15.4 moduler
- • Rohde & Schwarz afholder EMC-seminar
- • Nye ingeniører skal skabe fremtidens sundhedssektor
- • STRONGIT åbner Aarhus-afdeling
- • Nye chips beskytter USB forbindelser
- • TDC åbner for HD Voice til privatkunder
- • Brugerinterface til Vinco udviklingsmoduler
- • COM Express Type 6 modul med low-power Intel processorer
- • Digi-Key sælger nu LeCroy's T&M portefølje
- • EBV etablerer lyslaboratorium
- • Vicor frigiver online IBC powersimulerings-værktøj
- • Farnell i globalt samarbejde med Digilent
- • RTX lancerer ny trådløs Skype telefon
- • Det skal være lettere at udvikle 'parallel' software
- • Nye ultrakompakte clock IC'er
- • OLED-baseret mikrodisplay sætter pixel-rekord
- • TI lancerer ny generation af signalkonditionerings-kredsløb